HW/SW partitioned optimization and VLSI-FPGA implementation of the MPEG-2 video decoder