Parallel sizing of robust analog ICs