

SiGe-HETEROJUNCTION BIPOLAR TRANSISTORS: KEY TECHNOLOGIES AND APPLICATIONS IN COMMUNICATION SYSTEMS

D. Behammer, A. Gruhle, U. König, A. Schüppen*
Daimler-Benz Research Center, Ulm, Germany
*TEMIC, Heilbronn, Germany

INVITED PAPER

33rd International Conference on Microelectronics,
Devices and Materials, MIDE '97

September 24. - September 26., 1997, Hotel Špik, Gozd Martuljek, Slovenia

Keywords: semiconductors, semiconductor devices, SiGe HBT, Silicon-Germanium Heterojunction Bipolar Transistors, key technologies, practical applications, communication systems, IC, Integrated Circuits, high frequencies $f_{\max}=160$ GHz, noise figure <0.5 dB (at $f=2$ GHz), electrical resistors, electrical inductors, spiral electrical inductors, electrical capacitors, MMIC, Monolithic Microwave Integrated Circuits

Abstract: The SiGe HBT is attractive for future broadband and wireless communication ICs owing to its outstanding performance and from the fabrication point of view (fabrication costs $\approx 0.25 \times \text{GaAs}$ and $1.3 \times \text{Si}$). Most processes of main-stream Si technology can be utilized for integration of the HBT on Si substrates. This is due to the similar chemical and physical behaviors of Si and SiGe with respect to reactive ion etching, low ohmic contact systems, isolation and passivation. Thus, several groups have integrated the SiGe-HBT in standard Bipolar and BiCMOS technologies using differential or selective Si/SiGe/Si-epitaxy. Others use blanket epitaxy of the Si/SiGe/Si layers to benefit from an easy technology to eliminate influences of the isolation oxide on the growth and doping, and to allow an easy characterization of the material including the doping profile with global physical diagnostic methods. In addition, there is a simple and low cost fabrication technology using blanket epitaxy and double mesa integration, which has led to several records of SiGe-HBTs in high-frequency ($f_r=116$ GHz, $f_{\max}=160$ GHz) and noise data (F_{\min} (at 2 GHz) <0.5 dB, F_{\min} (at 10 GHz) <1 dB, $F_C \approx 100 - 2000$ Hz).

SiGe heterospojni bipolarni tranzistorji: Ključne tehnologije in uporaba v komunikacijskih sistemih

Ključne besede: polprevodniki, naprave polprevodniške, Si-Ge HBT tranzistorji bipolarni heterospojni, tehnologije ključne, aplikacije praktične, sistemi komunikacijski, IC vezja integrirana, frekvence visoke $f_{\max} = 160$ GHz, število šumno <0.5 dB (pri $f = 2$ GHz), upori električni, induktorji električni, induktorji električni spiralni, kondenzatorji električni, MMIC vezja integrirana monolitska mikrovalovna

Povzetek: SiGe heterospojni bipolarni tranzistor (SiGe HBT) je privlačen element za bodoča integrirana vezja za brezžične in širokopasovne komunikacije predvsem zaradi izrednih lastnosti in kompatibilnosti z obstoječo proizvodnjo (cena izdelave $\approx 0.25 \text{ GaAs}$ in 1.3 Si). Večino korakov glavne Si tehnologije lahko uporabimo za integracijo HBT na silicijeve substrate. To je možno predvsem zaradi podobnega kemičnega in fizikalnega obnašanja Si in SiGe glede na reaktivna ionska jedkanja, nizkoomske kontaktne sisteme ter glede na tehnike izolacije in pasivacije. Tako je že večim skupinam uspelo integrirati SiGe HBT v standardne bipolarne in BiCMOS tehnologije z uporabo diferencialne ali selektivne Si/SiGe/Si epitaksije. Drugi zopet uporabljajo slepi nanos Si/SiGe/Si plasti, kar je enostavnejše, saj se ognemo vplivom izolacijskega oksida na rast in dopiranje in nam to hkrati omogoča lažje vrednotenje nanešenih plasti, vključujoč meritev koncentracijskega profila z globalnimi fizikalnimi diagnostičnimi metodami. Nadalje, obstaja dokaj enostavna in poceni tehnologija, ki uporablja slepi nanos epi plasti in dvojno mesa strukturo, s pomočjo katere je bilo do sedaj izdelano več visokofrekvenčnih SiGe HBT tranzistorjev ($f_r = 116$ GHz, $f_{\max} = 160$ GHz) z ustreznimi šumnimi lastnostmi (F_{\min} (pri 2 GHz) < 0.5 dB, F_{\min} (pri 10 GHz) < 1 dB, $F_C \approx 100 - 2000$ Hz).

1. Introduction

For the steadily increasing communication market the acceptance of new communication services depends on the costs of the terminals. Low cost and high performance chip sets are needed. SiGe heterojunction bipolar transistors (SiGe-HBTs) meet these requirements since a few years. SiGe/Si offers high speed, low noise, high power, low power consumption and cost effective production in existing Si-lines. Consequently SiGe heterodevices are for the high volume market and should be produced by large chip manufacturers. Indeed, companies like IBM, Siemens, NEC, Philips and Temic (a company of Daimler-Benz) are active in SiGe.

It was the early pioneering activities and results of IBM and AEG Telefunken (later belonging to Daimler-Benz) that have stirred up the interest of others. From year to year the SiGe community becomes larger.

The high volume market for these SiGe hetero-chips can be divided into four segments represented by their operation frequency (Fig. 1). The mobile communication (1-2 GHz), wireless local area network (2.4-5.8 GHz), satellite communication (10.7-14.5 GHz) and the wide-band communication via cable or optical fibre (3-40 Gbit/s) are united to communication networks offering numerous services such like private/business contacts, entertainment music/video, telecommuting,

telemedicine, distance learning, fabrication robot check, workforce training, Internet, interactive/multimedia video, disaster management, mailbox/messaging, interactive home banking/shopping, government services, wireless scientific backdone collaborative group-work, etc.



Fig.1: Scenario: SiGe-HBTs for communication markets.

1.1 SiGe-HBT integration into the Si standard technology

Since the discovering of the bipolar transistor by W. Shockley, J. Bardeen and W. Brattain in the year 1947 the technological evolution mainly concerned the following topics: the implantation and the base epitaxy improved the internal transistor, whereas the trench isolation reduced the parasitic collector-substrate-capacitance and increased the package density /1-3/. The novel double polysilicon technology was an innovative technique to optimize the lateral and vertical transistor. The emitter efficiency increased and the self-alignment of the emitter to the base contacts reduced the emitter-base and base-collector-capacitance. The lateral scaling of the bipolar transistor was supported by the shrinking of the minimum feature size driven by the mainstream technologies (DRAMs, CMOS-logic). The vertical optimization of the bipolar transistor was dominated by the reduction of the base width, because the transit time is one of the most important factors determining the speed of bipolar circuits and is in first-order calculation proportional to the square of the base width /6/.

When reducing the base width in bipolar transistors there are some physical constraints to be considered. Since punchthrough between emitter and collector must be avoided, a reduction of the base width must be accompanied by a corresponding increase in maximum base doping concentration N_A . However, a limit is set by trap-assisted forward tunnelling in the emitter-base-junction, which leads to strongly nonideal behaviour of the base current at large values of N_A , a reduction of the current gain, and an increase of the emitter transit time and the emitter-base-capacitance.

These drawbacks of a conventional silicon homojunction bipolar transistor (BJT) can be overcome by the HBT with an epitaxial silicon-germanium alloy narrow-gap base region. It offers the possibility of decoupling a reasonable current gain and a low base resistance leading to an independent adjustment of emitter and base doping /4,5/. The current gain itself is much higher due to the B/E heterojunction, which allows an increased base doping and a thinner base to get the same current gain β compared with Si. Because of the thin base SiGe-HBTs exhibit a very low transit time τ_F . In addition the optimization of the lateral structure is a very important issue for improving device performance for low power and low noise applications. This is because lateral scaling means the reduction of parasitic components of the extrinsic transistor, which slow down the intrinsic transistor and dissipate power.

The first SiGe-HBT was realized in the year 1987 by S.S. Iyer /7/, when III/V-HBTs were standard devices at this time. The main difficulties were related to the growth of pseudomorphic SiGe-layers, because of the lattice mismatch of SiGe and Si /8/. The mechanical stress in the pseudomorphic SiGe base increases with the Ge content and the SiGe layer thickness. The Ge content is limited and the thermal budget has to be low to prevent the relaxation and the boron outdiffusion of the SiGe base. In early years simple double mesa transistor structures were used for electrical characterisation of the Si/SiGe/Si layers /7,9-12/. These structures allowed a fast and simple processing at low temperatures.

Basically the SiGe-HBT is a new version of the Si-BJT now having an optimized vertical structure. From the fabrication point of view, one major advantage of an HBT on a Si substrate is the utilization of most processes of mainstream Si technology for the integration. This is due to the fact that Si and Ge have similar chemical and physical behaviour with respect to reactive ion etching, low ohmic contact systems, isolation and passivation, the precondition for a seamless transfer of this novel device into standard Si-production lines /14,16,17,22, 25,52-54/.

Si/SiGe/Si-epitaxy

Different to Si-BJT the Si/SiGe/Si-epitaxy is a new central process step, which must fulfil the following points in correlation with the integration concept: (1) Reproducible control of the n- and p-doping and gradients and the Ge content, (2) good homogeneity of these parameters and sufficient throughput, (3) high interface and crystal quality at a low contamination level (e.g. metals, C, O, B,...), (4) low temperature epitaxy ($<800^\circ\text{C}$) to minimize the boron outdiffusion and the SiGe relaxation and (5) the possibility for blanket, differential and selective epitaxy. Solid source MBE /7,9-15/, gas source MBE /16/ or CVD in different process windows (UHVCVD /17,18/, APCVD /19/, RTCVD /20,21,53/, LPCVD /22,23,52,54/ or LRP /24/) are used for the definition of the vertical SiGe-HBT profile. Because of its high flexibility MBE is used in research, whereas CVD is used in the production lines due to its higher throughput.

There are three basic Si/SiGe-HBT fabrication concepts which differ in the position of the SiGe-base epitaxial growth within the process flow (see Fig.2). The epitaxial growth within the field oxide windows and polycrystalline layer outside is called differential epitaxy. Selective epitaxy is a monocrystalline deposition only in the field oxide windows. The blanket epitaxy (homogenous epitaxial Si/SiGe/Si growth on the whole Si substrate) seems to have some advantages: There is no influence of the isolation oxide on growth and doping, and the material parameters can be characterized with global physical diagnostic methods (SIMS, SNMS, x-ray, optical methods). The differential epitaxy (**A2**) is used by most production lines (e.g. IBM /17/, NTT /16/, DBAG/TEMIC /14/, Motorola /22/, AT&T (Lucent Technology) /53/). While NEC /25/, Siemens /52/, Philips /54/ and HP /23/ focus on the selective epitaxy (**A3**). The research centers prefer the SiGe blanket epitaxy (e.g. /10-12,15,20, 26-29/). The integration of the SiGe-HBT into a Si BiCMOS technology was shown by IBM /30/ (**A2**) and NEC /31/.




Fig.2: The different concepts for the integration of the Si/SiGe/Si-epitaxy and the emitter constructions.

Emitter definition

After the low-doped collector (LDC)/SiGe-base/low doped emitter (LDE) epitaxy, the emitter can be defined using inside- or outside-spacer- polysilicon technology (see **E1**, **E2** and **E3** in Fig. 2). The outside-spacer structure can be generated by a polysilicon deposition or monocrystalline high-doped emitter (HDE) epitaxy followed by a mesa etching (**E3**). On the other hand an oxide hole filled with polysilicon can be planarized (**E2**). For **E1** and **E2** the emitter width can even become smaller than the minimum feature size using an oxide inside-spacer. In addition the integration of the SiC (Selective Implanted Collector) can easily be realized by the self-aligned implantation through the emitter window. **E1** and **E2** dominate in the SiGe-IC technology

(e.g. IBM /19/, NTT /16/, NEC /25/, Motorola /22/, DBAG/TEMIC /54/, AT&T (Lucent Technology) /53/, Siemens /52/, Philips /54/ and HP /23/).

Base contact

The three HBT versions A1-A3 have different contacts to the extrinsic base (Fig. 3). In the differential SiGe-HBT **A2** the polycrystalline layer on the field oxide regions acts as a lateral base contact with the smallest contact resistance between the mono- and polycrystalline silicon. The selective SiGe-HBT **A3** utilizes the conventional double polysilicon technology with a negligible contact resistance between the monocrystalline extrinsic base and the deposited B-doped polysilicon. A further reduction of the external base resistance can be achieved either by an additional B implantation /17, 45/, a low ohmic silicide /53, 32/ or a selective deposited metal /16/.

For the blanket double mesa SiGe-HBT a significant reduction of parasitic resistances and capacitances can be achieved by using additional self-aligning processes like planarization for transistor contacts and outside-spacer-technology for micromasking /55, 56/. The size of the base-collector area depends strongly on the integration concept. For **A2** /14,16,17/ the area can be minimized owing to the sidewall contacted base. In **A1** and **A3** a defined parasitic base contact area remains /10,12,25,26,56/. Sophisticated concepts for self-aligned lateral base contact of Si-BJT's /50,51/ are not useable for the SiGe-HBT.




Fig.3: Optimization of the base contact and the parasitic base-collector-area in correlation with the integration of the SiGe epitaxy.

2. Experimental results

(a) SiGe-HBT

A non-passivated and non-implanted double mesa HBT can quickly be processed. The zero thermal budget processing prevents any outdiffusion of the boron doping profile and any SiGe layer relaxation. Therefore it is suited best to obtain optimum performance. The process flow for such a test transistor is shown in Fig. 4a. The 300nm thick PtAu metallisation defined in a lift off

process masks the wet chemical etching of the emitter in KOH solution, which stops at the SiGe base. The undercut of the emitter mask results in a self-aligned base metallisation also structured in a lift-off process. After the lift-off of the collector contact metal, air bridges are etched in an isotropic SF_6/O_2 plasma in order to reduce the parasitic elements. Using such a double mesa test transistor a high transit cutoff frequency f_T of 116 GHz /57/ has been obtained for a single emitter transistor. A multi emitter finger structure with an optimized vertical doping profile has increased the maximal oscillation frequency f_{max} up to 160 GHz /44/. Fig. 5 shows the remarkable improvement of the f_T and f_{max} values in the last years.

In order to integrate a SiGe-HBT, the device should be passivated and have all elements of a high integrability including contact implantation and self-aligned low ohmic contacts (see Fig. 4b). The process starts with the implanted buried layer formation into the 5-10 Ωcm p (100) 4" substrate. After the blanket epitaxy of the entire LDC/SiGe-base/LDE/ HDE layer structure the emitter mesa is defined by reactive ion etching masked by oxide.




Fig.4 Process flow of (a) a non-passivated quick test SiGe-HBT and (b) a passivated double mesa SiGe-HBT




Fig 5: Development of the frequencies f_T and f_{max} of SiGe-HBTs




Fig.6: I-V characteristic of a passivated Si/SiGe-HBT

An outer base contact implantation is necessary to reduce the parasitic resistances. Low temperature passivation (LTO) by CVD SiH_4/O_2 at 300°C follows after etching of the BC-mesa and annealing of the contact implantation. Contact holes are defined and the WTi/Al-metallisation is wet chemically etched. Conventional silicon process technologies use high temperature oxidation and high temperature gettering processes to ensure a high quality surface passivation of the active and passive device areas and a low level of active metal contaminants. That is not acceptable for Si/SiGe-HBTs, because of the strong outdiffusion of the base and the SiGe layer relaxation. The Gummel plot in Fig. 6 shows a low temperature budget SiGe-HBT after a 450°C N_2/H_2 -anneal. The passivation seems to be sufficient for Si/SiGe/Si double mesa transistors, according to the good ideality at low currents.

For the production of SiGe-HBTs TEMIC uses their Si-bipolar production line. The process, which was recently described in /58/, starts with a buried layer formation and a channel stop implantation in a 20 Ωcm substrate. The collector layers are formed by a 700 nm CVD silicon deposition and separated by a recessed LOCOS process. The collector contact regions are implanted with phosphorus. Subsequently the differential CVD or MBE growth of the SiGe-base and the n-emitter follows. The 24-26% Ge and the $4\text{-}5 \cdot 10^{19}\text{cm}^{-3}$ boron are kept constant in the SiGe-base. The growth is mono-crystalline in the oxide windows and poly-crystalline on the SiO_2 . The CVD/MBE-poly-silicon, originally n-type, is converted to p by a BF_3 implantation. A selectively implanted collector offers the possibility to build transistors with high breakdown voltage and low collector-base capacitance and on the same wafer HBTs with higher current densities and higher f_T , but higher capacitance and lower breakdown voltage. In order to reduce the lead and the contact resistances titanium silicide is formed by a salicide process. The fabrication process ends with a two level Al metallization. Fig. 7 shows a top view of the transistor and Fig. 8 presents the transistor parameters.




Fig. 7: Top view of SiGe-HBT fabricated in a production line (TEMIC)

Parameter		no SIC	SIC
A_E	$[\mu\text{m}^2]$	1.2x2	1.2x2
N_C	$[\text{cm}^{-3}]$	3E16	1E17
BV_{CE0}	$[\text{V}]$	6.0	3.5
R_{sbi}	$[\Omega/]$	1200	1200
h_{FE}	$[]$	150	150
V_A	$[\text{V}]$	50	40
f_T	$[\text{GHz}]$	30	50
f_{max}	$[\text{GHz}]$	50	50
$F_{min}(2\text{GHz})$	$[\text{dB}]$	1	1
R_B	$[\Omega]$	140	140
C_{BC}	$[\text{fF}]$	10	15
C_{CS}	$[\text{fF}]$	22	22

Fig. 8: Transistor Parameter (TEMIC)

(b) passive components

High performance communication ICs need not only active but also passive devices. Fig. 9 gives an overview of the technological concept for resistors (R), inductors (L) and capacitors (C). After having processed the SiGe-HBT following layers are sputter-deposited: A 100 nm PECVD-oxide, the WSi_x -layer, the thin insulator IN_C of the integrated capacitors (SiO_2 , Si_3N_4 , AlN or TiO_2), the 50 nm WTi barrier and the 50 nm $\text{Al}(\text{SiCu})$ top layer. The MIM-structure for the capacitors is defined by the wet chemical etching of the $\text{Al}(\text{SiCu})$ and the WTi barrier.

An additional 300 nm PECVD-oxide insulates the upper electrode of the MIM-capacitor. After the contact hole etching and the wet chemical etching of the first metallization (WTi/ $\text{Al}(\text{SiCu})$) the resistors and the capacitors are processed. A 3 μm thick polyimide is spun on and forms the IML (Inter Metal Layer) for the isolation to the

second metallization (100 nm WTi and 4 μm $\text{Al}(\text{SiCu})$). A second polyimide (1.5 μm) covers the second metallization and is opened only in the pad area.




Fig. 9a: Schematic cross section of the two level metallization with the passive RLC-devices

L[nH]	n	$D_a [\mu\text{m}]$ W/S=10/10	$D_a [\mu\text{m}]$ W/S=10/5
1.25	2	190	175
	3	155	140
	4		130
3.00	2	330	315
	4	210	185
7.50	5	300	265
	7	280	240
15.0	6	385	
	8	350	340
	9		305




Fig. 9b: Table with the geometry of the spiral inductor (n =number of turns, L =inductivity, D_a =outer diameter, W =width of the Al-lines, S =distance between the lines) and a top view of a integrated inductor with polyimide between the to metallizations.

Resistors: For high performance analog and digital circuits there is a great interest for integration of thin film resistors (TFRs), because of the poor longterm stability of polysilicon resistors due to their polycrystalline structure. The materials of integrated TFR are WSi_x or WSi_xN_y /59/, FeSi_x /60/, NiCr and NiCr_xO_y /61,62/, Ta_2N /63/ or RuO_2 /64/. In contrast to VLSI integration, for most of these materials the lateral definition is done by lift off techniques or wet chemical etching. However sputtered $\text{WSi}_x(\text{N}_y)$ can be structured in F-based plasma or reactive ion etching and has a long term stability against temperature and current stress and has a sufficient resistance for most applications. The conductivity of the $\text{WSi}_x(\text{N}_y)$ -TFRs is defined by the DC-power and the Ar/N_2 gas flow. Target values are $R_S=100\Omega$ (WSi_x : 30sccm Ar, 220W, $0.51\Omega\text{cm}$, $d=52\text{nm}$) and $R_S=1000\Omega$ (WSi_xN_y : 30sccm Ar, 4sccm N_2 , 220W, $6.00\Omega\text{cm}$, $d=58\text{nm}$). The homogeneity of the sheet resistance R_S across a 4 inch wafer is below 2% for $R_S=100\Omega$ and around 10% for $R_S=1000\Omega$, with a high batch to batch reproducibility.

Capacitors: The integration concept for the capacitors has already been described above. The main advantage is the planar deposition of the bottom electrode (WSi_x), of the insulator InC and of the upper $\text{WTi}/\text{Al}(\text{SiCu})$ electrode e.g. in one multi target PVD machine. We use 20 nm PVD- SiO_2 and 45 nm AlN and receive capacitances of $C^*=6.0\text{ fF}/\mu\text{m}^2$ and $2.3\text{ fF}/\mu\text{m}^2$. In addition other materials with higher dielectric constants have to be tested to reduce the parasitic inductor.

Inductors: In monolithic microwave integrated circuits (MMICs) spiral inductors are used. They will be applied

as reactive loads, for low-noise coupling purposes and in matching networks. From these applications inductors should have a high imaginary part and a high quality factor Q . The layout optimization of the spiral inductors for applications in the 2 (7.5 nH), 5 (3.0 nH) and 12 GHz (1.25 nH) range is shown in Fig. 9b. The inductivities are calculated using the Greenhouse Algorithmus /65/. Some of the measured inductivities and quality factors are plotted in Fig. 10. The difference between the measured and target inductivity values is due to the Ing contact lines. The quality factors increase with decreasing substrate loss and thicker second metallization and/or a thicker IML. The maximum of the quality factors is near the operating frequency.

3. SiGe-HBT circuits

Various HBT-ICs have been reported so far, some with outstanding, some at least with promising performances. Fig. 11 shows a chip with circuits for 5 to 40 GHz operation realized on semiinsulating Si-substrate. More production like are circuits on 20 Ωcm substrates (one example in Fig. 12), has under development at TEMIC/66/. ECL ring oscillators realized by Siemens, Philips, IBM, NEC, or Temic together with our house (DBAG) exhibit 11 to 20 ps /52,67-69/. A 12 bit DAC operating at 1 GHz has been demonstrated by IBM together with ADI /70/. NEC has reported on D-type flip-flop for 20 Gbit/s, a selector for 30 Gbit/s and 33 ps, a 2:1 multiplexer for 20 Gbit/s and a preamplifier with 19 GHz and 36 dB /71,72/. Multiplexer and demultiplexer




Fig. 10: Measured inductivity and quality factor for different frequency ranges.




Fig. 11: SiGe-HBT chip with circuits for 5-40 GHz.




Fig. 12: SiGe-HBT switches for 2 GHz with spiral inductors (Temic) /66/




Fig.13: Low power consumption broad-band amplifier a) and varactor controlled oscillators with SiGe-HBTs [74,75]




Fig. 14: SiGe-HBT power amplifier and enlarged emitter area




Fig. 16: Hybrid active antenna with a SiGe HBT yielding low noise at a receiving frequency of 5.8 GHz (Uni Ulm)




Fig. 15 Low-Noise Amplifier using SiGe HBTs for DECT Receivers (Uni Ulm) [76].

with 28 Gbit/s have been realized by the Ruhr University Bochum using samples from DBAG /73/. A wideband amplifier capable of 9.5 dB gain with 18 GHz bandwidth while drawing only 50 mW from a 3 V supply and operating even at 1.6 V was realized (Fig. 13a) /74/. Varactor controlled oscillators for different frequency ranges of 1.8, 11, 26, 28, 40 GHz (e.g. see Fig. 13b) were presented by Nortel together with IBM, by TEMIC, by IBM and by DBAG /75, 76/. Power amplifiers for 0.9 to 2 GHz have been realized by Temic together with DBAG (Fig. 14) and by Philips /54, 77/. LNAs with F_{min} of 1.7 to 1.9 dB came from Temic together with DBAG and the University of Ulm (Fig. 15) A frequency divider of 42 Gbit/s was recently realized by Siemens /78/. We have used SiGe HBTs for hybrid intergration, too: A dielectric resonator oscillator (DRO) for 9.6 GHz and a 8-12 GHz VCO were reported by DBAG and Dornier /79/. Very recently an active antenna for receive at 5.8 GHz with the excellent noise Figure of 1.4 dB was reported by the University of Ulm using a device of DBAG (Fig. 16) /80/.

4. Acknowledgement

The authors would like to thank several co-workers in house and colleagues elsewhere, who have supported us with informations, measurements, simulations and discussions, i.e. H. Kibbel (Daimler Benz Ulm), U. Erben, W. Dürr, H. Schumacher (University Ulm) and J. Arndt, H. Dietrich (TEMIC Heilbronn). Most of the reported work was conducted in the frame of the German BMBF initiative Nanoelektronik whose support is gratefully acknowledged.

5. References

- /1/ L. Treitinger, M. Miura-Mattausch, Ultra-Fast Silicon Bipolar Technology, Springer Verlag Berlin (1989)
- /2/ A. K. Kapoor, D. J. Roulston, Polysilicon Emitter Bipolar Transistors, IEEE Press, New York (1989)
- /3/ J. D. Warnock, Silicon Bipolar Device Structures for Digital Applications: Technology Trends and Future Directions, Special Issue on Bipolar BiCMOS/CMOS Devices and Technologies, Trans. Elec. Dev. 42 (3), 377-418, (1995)
- /4/ H. Kroemer, Theory of a Wide Gap Emitter for Transistors, Proc. IRE, 45, 1535-1537 (1957)
- /5/ H. Kroemer, Heterostructure Bipolar Transistors and Integrated Circuits, Proc. IEEE, 70, 13-25 (1982)
- /6/ R. Ranfft, H.-M. Rein, Integrierte Bipolarschaltungen, Springer-Verlag, Berlin (1990)
- /7/ S. S. Iyer et al., Silicon-Germanium Base HBTs by Molecular Beam Epitaxy, IEDM 1987, 874-876 (1987)
- /8/ S. C. Jain, W. Hayes, Structure, properties and applications of $\text{Ge}_x\text{Si}_{1-x}$ strained layers and superlattices (review), Semicond. Sci. Technol. 6, 547-576, (1991)
- /9/ H. Fujioka, European Patent EP 0 375 965 A1, (1988)
- /10/ T. Tatsumi et al., Si/Si_{0.3}Ge_{0.7}/Si HBT made with Si MBE, Appl. Phys. Lett. 52 (11), 895-897, (1988)
- /11/ G. S. Higashi et al. Improved minority-carrier lifetime in Si/SiGe HBTs grown by molekular beam epitaxy, Appl. Phys. Lett. 56 (25), 2560-2562, (1990)
- /12/ T. I. Kamins et al., High Frequency Si/Si_{1-x}Ge_x HBTs, IEDM 1989, 647-650, (1989)
- /13/ A. Gruhle, High-performance Si/SiGe HBTs grown by MBE, J. Vac. Sci. Technol. B11 (3), 1186-1189, 1993
- /14/ A. Schüppen et al., The Differential SiGe-HBT, ESSDERC 1994, 469-472
- /15/ A. Pruijboom et al., HBT with SiGe Base Grown by MBE, Elec. Dev. Lett. 12 (7), 357-359, (1991)
- /16/ M. Ugaijin et al., SiGe Drift Base Bipolar Transistor with Self-Aligned Selective CVD-Tungsten Electrodes, Trans. Elec. Dev. 41 (3), 427-431, (1994)
- /17/ D. L. Harame et. al. Si/SiGe Epitaxial-Base Transistors Part I and Part II, Trans. Elec. Dev. 42 (3), 455-492, 1996
- /18/ T. Hashimoto et al., SiGe-Bipolar ICs for 20 Gb/s Optical Transmitter, BCTM 1994, 167-170
- /19/ J. N. Burghartz et al., APCVD-Grown Self-Aligned SiGe-Base HBT's, BCTM 1993, 55-62
- /20/ J. C. Sturm et al. Graded-Base Si/Si_{1-x}Ge_x/Si HBTs Grown by RTCVD with Near-Ideal Electrical Characteristics, Elec. Dev. Lett. 12 (6), 303-305, (1991)
- /21/ G. Ritter et al., Successful Preparation of High Frequency HBT by Integrated RTCVD Processes, MRS Spring Meeting, (1995)
- /22/ M. Hong et al., High-Performance SiGe Epitaxial Base Bipolar Transistors Produced by a Reduced-Pressure CVD Reactor, Elec. Dev. Lett. 14 (9), 450-452, (1993)
- /23/ D. Vook et al., Double-Diffused Graded SiGe-Base Bipolar Transistors, Trans. Elec. Dev. 41 (6), 1013, 1994
- /24/ T. I. Kamins et al., Small-Geometry, High-Performance, Si/Si_{1-x}Ge_x HBTs, Elec. Dev. Lett. 10(11), 503, 1989
- /25/ F. Sato et al., A Super Self-Aligned Selectively Grown SiGe-Base (SSSB) Bipolar Transistor Fabricated by Cold-Wall Type UHV/CVD Technology, Trans. Elec. Dev. 41(8), 1373-1378, (1994)
- /26/ K. Liao et al., Effect of Current and Voltage Stress on the DC Characteristics of SiGe-Base Heterojunction Bipolar Transistors, BCTM 1994, 209-212
- /27/ H. U. Schreiber, J. N. Albers, B. G. Bosch, 16Gbit/s multiplexer IC using double mesa Si/SiGe HBTs, Elec. Lett. 29 (25), 2185-2186, (1993)
- /28/ D. X. Xu et al., n-Si/p- Si_{1-x}Ge_x/n-Si double HBTs, Appl. Phys. Lett. 52 (26), 2239-2241, (1988)
- /29/ A. Gruhle et al., 91 GHz SiGe HBTs Grown by MBE, Elec. Lett. 29 (4), 1993
- /30/ D. L. Harame et al., A High Performance Epitaxial SiGe-Base ECL BiCMOS Technology, IEDM 1992, 19
- /31/ K. Imai et al. A Cryo-BiCMOS Technology with Si/SiGe HBTs, BCTM 1990, 90-93
- /32/ A. Schüppen, H. Dietrich, High Speed SiGe HBTs, EMRS 95, Symp. L-VII.1, (1995)
- /33/ A. Gruhle et al., MBE-grown self-aligned Si/SiGe HBT's with high β , f_T and f_{max} , EDL 13,206, (1992)
- /34/ B. Heinemann, F. Herzel, U. Zillmann, Influence of low doped emitter and collector regions on high-frequency performance of SiGe-base HBTs, Solid-State Electronics 38 (6), 1183-1189, (1995)
- /35/ D. Knoll et al., Comparison of P in situ spike doped with As implanted polysilicon emitters concerning Si/SiGe/Si HBT application, 627-630, ESSDERC 1995
- /36/ J. N. Burghartz et al., Novel In-Situ doped Polysilicon Emitter Process with Buried Diffusion Source, EDL 12 (12), 679-681, (1991)
- /37/ D. Temmler et al., SiGe-HBT Integration into Silicon IC, 9. Jap.-Germ. Inform. Technol. Forum, Oita, 1994
- /38/ K.-E. Ehwald et al., Thermal Generation in depleted Si/SiGe/Si-structures, grown by MBE, APCVD and RTCVD and their correlation to HBT base currents, 619-622, ESSDERC 1995

- /39/ C. Kermarrec et al, SiGe HBTs Reach the Microwave and Millimeter-Wave Frontier, BCTM 1994, 155
- /40/ J. D. Cressler et al, SiGe HBT Technology: The Next Leap in Silicon, ISSCC Digest, 1994
- /41/ D. Hareme et al, A 200mm SiGe-HBT Technology for Wireless and Mixed Signal Applications, IEDM Digest, pp. 437, 1994
- /42/ C. Kermarrec et al, SiGe Technology: Application of Wireless Digital Communications, IEEE Microwave and Millimeter-Wave Monolithic Circuits Symposium, 1994, pp. 1
- /43/ T. Hashimoto et al, SiGe Bipolar ICs for 20Gb/s Optical Transmitter, BCTM Proceedings 1994, pp. 167
- /44/ A. Schüppen et al, Enhanced SiGe HBT with 160GHz- f_{max} , IEDM Digest, pp. 743, 1995
- /45/ D. Behammer, J.N. Albers, U. König, D. Temmler, D. Knoll, Si/SiGe-HBTs for application in low-power ICs, Solid State Electronics; 39 (4), pp. 471, 1996
- /46/ D. F. Bavers et al, Minimizing Noise in Analog Bipolar Circuits Design, BCTM Proceedings 1994, pp. 89
- /47/ H. Schumacher et al, Low-Noise Performance of SiGe HBTs, IEEE MW&MMW Circuit Symp. Digest, 1994
- /48/ J. N. Albers et al, Influence of the Base/Collector-Heterojunction on the Large and Small Signal Behaviour of Si/SiGe-HBTs and Consequences for Applications in High-Speed ICs, ESSDERC 1993, pp. 309
- /49/ A. Schüppen, Fast SiGe-HBTs for Communication Systems, Techn. Digest UEO 13, 88-90, (1995)
- /50/ Y. Tamaki et al., New self-aligned bipolar device process technology for sub-50ps ECL circuits, BCTM 1987
- /51/ C. T. Nguyen et al., Application of Selective Epitaxial Silicon and Chemo-Mechanical Polishing to Bipolar Transistors, ED 41 (12), 2343-2349, (1995)
- /52/ T. F. Meister, H. Schäfer, M. Franosch, et al., SiGe Base Bipolar Technology with 74 GHz f_{max} and 11 ps Gate Delay, IEDM 1995, 739
- /54/ A. Pruijboom, D. Terpstra, C. E. Timmering, et al., Selective-Epitaxial Base Technology with 14 ps ECL-Gate Delay, for Low Power Wide-Band Communication Systems, IEDM 1995, 747-750
- /53/ C. A. King, R. W. Johnson, Y. K. Chen, et al., Integrable and Low Base Resistance Si/Si_{1-x}Ge_x HBT Using Selective and Non-Selective Rapid Thermal Epitaxy, IDEM 1995, 751-754
- /54/ A. Schüppen, privat communication, 1997
- /55/ D. Behammer et al., Fully self-aligned double mesa SiGe-HBT with external transistor optimization, Elec. Lett., 32, 1830-1832,
- /56/ D. Behammer et al., Base contact resistance limits to lateral scaling of fully self-aligned double mesa SiGe-HBTs, Solid-State Electronics 41 (8), pp. 1105-1110, 1997
- /57/ A. Schüppen et al., Electron. Lett 30, 1187 (1994)
- /58/ A. Schüppen, H. Dietrich, High speed SiGe HBT, J. Cryst. Growth 157, pp. 207-214, 1995
- /59/ M. Hirayama, K. Honjo, M. Obara, N. Yokoyama, HBT IC Technologies and Applications in Japan, GaAs IC Symp., 3-6, (1991)
- /60/ Y. Sorimachi, K. Honda, I. Tsubata, Y. Ichinose, S. Miyauchi, Structural and electrical properties of iron-silicide thin film resistor deposited by cosputtering, Int. Elec. Manufac. Technol. Symp., 414-418, (1990)
- /61/ A. Peled, J. Farhadyan, Y. Zloof, V. Baranauskas, The mid-range and high temperature dependence of vacuum deposited NiCr thin film resistors, Vacuum 45 (1), 5-10, (1994)
- /62/ K.-H. Baether, W. Brückner, Integrierte Schichtwiderstände in Analogen integrierten Schaltungen, 6. Symp. physikalischer Grundlagen zu Bauelemententechnologien der Mikroelektronik, 227-241, (1990)
- /63/ P. K. Tse, L. J. Picard, J. E. Swain, R. W. Brown, C. J. Gurnett, G. J. Terefenko, Failure mechanisms of thin silicon tantalum integrated circuit (STIC) resistors on multi-chip module (MCM), IEEE/IRPS, 94-102, (1993)
- /64/ K. L. Jiao, Q. X. Jia, W. A. Anderson, F. M. Collins, D. T. Wisniewski, Stable RuO₂ thin films resistors, Proc. 2nd Intl. Conf. on Elec. Mats. 533-537, (1990)
- /65/ H. M. Greenhouse, Design of Planar Rectangular Microelectronic Inductors, Trans. on Parts, Hybrids and Packaging, vol. PHP-10, 101-109, 1974
- /66/ A. Schüppen, H. Dietrich, J. Arndt, unpublished
- /67/ U. König, A. Gruhle, A. Schüppen, IEEE GaAs-IC Symp. 14 (1995)
- /68/ A. Gruhle, unpublished
- /69/ D. L. Hareme et al., Optimization of SiGe HBT Technology for High Speed Analog and Mixed-Signal Applications, 71-75, IEDM 1993
- /70/ T. Suzuki, Proc. Ultrafast eLEC: AND Optoelect. Conf., 91, 1995
- /71/ F. Sato, T. Tatsumi, T. Hashimoto, T. Tashiro, A Super Self-Aligned Selectively Grown SiGe-Base (SSSB) Bipolar Transistor Fabricated by Cold-Wall Type UHV/CVD Technology, Trans. Elec. Dev. 41(8), 1373-1379, (1994)
- /73/ W. Geppert, H.-U. Schreiber, 24 GBit/s DEMUX IC using oxide planarised Si/SiGe HBTs, Elec. Lett., 32, 446-447, 1996
- /74/ H. Schumacher et al., IEEE-BTCM 1995
- /75/ A. Grünle et al., Monolithic 26 GHz and 40 GHz VCOs with SiGe HBTs, 725-728, IEDM 1995
- /76/ BTCM 1995, various papers
- /77/ H. Schumacher et al., unpublished
- /78/ M. Wurzel et al., 122-124, ISSCC 1997
- /79/ A. Gruhle et al., Proc. EU MC-Conf. 648, 1994
- /80/ W. Dürr et al., IEEE Microw. Lett. 7, 63, 1997

D. Behammer,
A. Gruhle,
U. König,
A. Schüppen*

Daimler-Benz Research Center,
D-89013 Ulm, Germany

*TEMIC, D-74072 Heilbronn, Germany
Dag.Behammer@dbag.ulm.daimlerbenz.com

Prispelo (Arrived): 15.09.1997

Sprejeto (Accepted): 09.12.1997