Transistor level optimisation of digital cells